




NanoPi R3S



Power Diagram



Power Sequence & Power Path assignment



Power Source	PMIC Channel	Supply Limit	Power Supply Name	Time Slot	Default Voltage	Work Status	Sleep Status
VCC3V3_SYS	RK809_BUCK1	2.5A	VDD_LOGIC	Slot:1	0.9V	ON	OFF
VCC3V3_SYS	RK809_BUCK2	2.5A	VDD_GPU	Slot:2	0.9V	ON	OFF
VCC3V3_SYS	RK809_BUCK3	1.5A	VCC_DDR	Slot:3	ADJ FB=0.8V	ON	ON
VCC3V3_SYS	RK809_BUCK4	1.5A	VDD_NPU	N/A	--/0.9V	OFF	OFF
VCC3V3_SYS	RK809_LDO1	0.4A	VDDA0V9_IMAGE	N/A	--/0.9V	OFF	OFF
	RK809_LDO2	0.4A	VDDA_0V9	Slot:1	0.9V	ON	OFF
	RK809_LDO3	0.1A	VDDA0V9_PMU	Slot:1	0.9V	ON	ON
VCC3V3_SYS	RK809_LDO4	0.4A	VCCIO_ACODEC	N/A	--/3.3V	OFF	OFF
	RK809_LDO5	0.4A	VCCIO_SD	Slot:4	3.3V	ON	OFF
VCC3V3_SYS	RK809_LDO6	0.4A	VCC3V3_PMU	Slot:2	3.3V	ON	ON
	RK809_LDO7	0.4A	VCCA_1V8	Slot:2	1.8V	ON	OFF
	RK809_LDO8	0.4A	VCCA1V8_PMU	Slot:2	1.8V	ON	ON
VCC3V3_SYS	RK809_LDO9	0.4A	VCCA1V8_IMAGE	N/A	--/1.8V	OFF	OFF
VCC3V3_SYS	RK809_SW2 10mohm	2.1A	VCC3V3_SD	Slot:4	3.3V	ON	OFF
VCC3V3_SYS	RK809_SW1 90mohm	2.1A	VCC_3V3	Slot:4	3.3V	ON	OFF
	RK809_BUCK5	2.5A	VCC_1V8	Slot:2	1.8V	ON	OFF
	RK809_RESETh			Slot:4+5			
VCC12V_DCIN	EXT BUCK	3.0A	VCC3V3_SYS	Slot:0	3.3V	ON	ON
VCC12V_DCIN	EXT BUCK	3.0A	VCC5V0_SYS	Slot:0	5.0V	ON	ON
VCC5V0_SYS	EXT BUCK	6.0A	VDD_CPU	Slot:2A	1.025V	ON	OFF

IO Power Domain Map

Refer to the actual design!


IO Domain	Pin Num	Support IO Voltage		Assignment IO Domain Voltage		Voltage	Notes
		3.3V	1.8V	Supply Power Net Name	Power Source		
PMUIO1	1P16	YES	NO	VCC3V3_PMU	VCC3V3_PMU	3.3V	
PMUIO2	1N15	YES	YES	VCC3V3_PMU	VCC3V3_PMU	3.3V	3.3V as default, dts config should follow the HW design
VCCIO1	1D13	YES	YES	VCCIO_ACODEC	VCCIO_ACODEC	3.3V	
VCCIO2	1C13	YES	YES	VCCIO_FLASH	VCC_1V8	1.8V	FLASH_VOL_SEL = 1 --> VCCIO_FLASH = 1.8V
VCCIO3	1F17	YES	YES	VCCIO_SD	VCCIO_SD	3.3V	
VCCIO4	1E16	YES	YES	VCCIO_WL	VCC_1V8	1.8V	
VCCIO5	1N5 1N6	YES	YES	VCCIO5	VCC_1V8	1.8V	VCC_1V8 as default, VCC_3V3 optional
VCCIO6	1L4 1L5	YES	YES	VCCIO6	VCC1V8_DVP	1.8V	VCC1V8_DVP as default, VCC_1V8 optional
VCCIO7	1N8	YES	YES	VCCIO7	VCC_3V3	3.3V	

软件dts的电压配置严格与硬件设计保持一致!


Check the software configuration(dts) of voltage level, which must be keep the same as hardware design.

!!! Attention
注意

MULTI_PHY1/2 Path Map




VOP Path Map



RK3566 support max to 2 output display ports!!

PCIe2.1 REFCLK-RC Mode





PCIe2.1 PHY

MULTI_PHY2	PCIe2.1 x1Lane	PCIE20_REFCLK (RC:output)	PCIE20_TX PCIE20_RX	PCIE20_CLKREQn PCIE20_WAKEn PCIE20_PERSTn PCIE20_BUTTONRSTn	Only RC
------------	----------------	---------------------------	------------------------	--	---------

RK3566_F (DDR PHY)


U1000F




Note: Sequences can not be swap

	VDDQ	VDDQL
DDR3L	1.35V	1.35V
DDR3	1.50V	1.50V
DDR4	1.20V	1.20V
LPDDR3	1.20V	1.20V
LPDDR4	1.10V	1.10V
LPDDR4X	1.10V	0.60V

Note:
Except DDR3, other DQ sequences
can not be swap



Caps should be placed under the U1000 package



VCC0V6_DDR

VCC1V8_DDR

U3800A

CH A CH B

U3800B

(6) LPDDR4_DQ0_A	B2	DQ0_a	AA2	LPDDR4_DQ0_B	(6)
(6) LPDDR4_DQ1_A	C2	DQ1_a	Y2	LPDDR4_DQ1_B	(6)
(6) LPDDR4_DQ2_A	E2	DQ2_a	V2	LPDDR4_DQ2_B	(6)
(6) LPDDR4_DQ3_A	F2	DQ3_a	U2	LPDDR4_DQ3_B	(6)
(6) LPDDR4_DQ4_A	F4	DQ4_a	U4	LPDDR4_DQ4_B	(6)
(6) LPDDR4_DQ5_A	E4	DQ5_a	V4	LPDDR4_DQ5_B	(6)
(6) LPDDR4_DQ6_A	C4	DQ6_a	Y4	LPDDR4_DQ6_B	(6)
(6) LPDDR4_DQ7_A	B4	DQ7_a	AA4	LPDDR4_DQ7_B	(6)
(6) LPDDR4_DQS0P_A	D3	DQS0_t_a	W3	LPDDR4_DQS0P_B	(6)
(6) LPDDR4_DQS0N_A	B3	DQS0_c_a	V3	LPDDR4_DQS0N_B	(6)
(6) LPDDR4_DM0_A	C3	DM10_a	Y3	LPDDR4_DM0_B	(6)
(6) LPDDR4_DQ8_A	B11	DQ8_a	AA11	LPDDR4_DQ8_B	(6)
(6) LPDDR4_DQ9_A	C11	DQ9_a	V11	LPDDR4_DQ9_B	(6)
(6) LPDDR4_DQ10_A	E11	DQ10_a	U11	LPDDR4_DQ10_B	(6)
(6) LPDDR4_DQ11_A	F11	DQ11_a	U9	LPDDR4_DQ11_B	(6)
(6) LPDDR4_DQ12_A	F9	DQ12_a	V9	LPDDR4_DQ12_B	(6)
(6) LPDDR4_DQ13_A	E9	DQ13_a	Y9	LPDDR4_DQ13_B	(6)
(6) LPDDR4_DQ14_A	C9	DQ14_a	AA9	LPDDR4_DQ14_B	(6)
(6) LPDDR4_DQ15_A	B9	DQ15_a	AA9	LPDDR4_DQ15_B	(6)
(6) LPDDR4_DQS1P_A	D10	DQS1_t_a	W10	LPDDR4_DQS1P_B	(6)
(6) LPDDR4_DQS1N_A	E10	DQS1_c_a	V10	LPDDR4_DQS1N_B	(6)
(6) LPDDR4_DM1_A	C10	DM11_a	Y10	LPDDR4_DM1_B	(6)
(6) LPDDR4_A0_A	H2	CA0_a	R2	LPDDR4_A0_B	(6)
(6) LPDDR4_A1_A	J2	CA1_a	E2	LPDDR4_A1_B	(6)
(6) LPDDR4_A2_A	H9	CA2_a	B9	LPDDR4_A2_B	(6)
(6) LPDDR4_A3_A	H10	CA3_a	E10	LPDDR4_A3_B	(6)
(6) LPDDR4_A4_A	H11	CA4_a	B11	LPDDR4_A4_B	(6)
(6) LPDDR4_A5_A	J11	CA5_a	E11	LPDDR4_A5_B	(6)
(6) LPDDR4_CLKP_A	J8	CK_t_a	P8	LPDDR4_CLKP_B	(6)
(6) LPDDR4_CLKN_A	J9	CK_c_a	P9	LPDDR4_CLKN_B	(6)
(6) LPDDR4_CKE0_A	J4	CKE0_a	P4	LPDDR4_CKE0_B	(6)
(6) LPDDR4_CKE1_A	J5	CKE1_a	P5	LPDDR4_CKE1_B	(6)
(6) LPDDR4_CKE1_A	F8	CKE2_a_NC	N8	CKE2_b_NC	
(6) LPDDR4_CS0N_A	H4	CS0_a	R4	LPDDR4_CS0N_B	(6)
(6) LPDDR4_CS1N_A	H3	CS1_a	B3	LPDDR4_CS1N_B	(6)
(6) LPDDR4_CS1N_A	K5	CS2_a_NC	N5	CS2_b_NC	
(6) LPDDR4_ODT0_CA_A	G2	ODT_CA_a	T2	LPDDR4_ODT0_CA_B	(6)
	A5	ZQ0			
	A8	ZQ1			
	G11	ZQ2_NC			
		RESET_n	T11	LPDDR4_RESETn	(6)

FLASH VOL SEL state decided to VCCIO2 domain IO driven by default Logic=L: 3.3V IO driven Logic=H: 1.8V IO driven

Adjust the load capacitor according to the crystal spec.





Table listing pin connections for PMUIO1 Domain, including signals like RFPCLK_OUT, SIMMCO_DET, and GPIO pins A0_d to A6_d.








Table listing pin connections for PMUIO2 Domain, including signals like CLK32K IN, I2C0 SCL, I2C1 SCL, and various GPIO pins B0_u to D7_u.




Caps should be placed close to the U1000 package

Caps should be placed under the U1000 package


RK3566_1 (VCCIO2 Domain)

3



RK3566_U (USB3.0/PCIE2.0x1/SATA)




RK3566_J (VCCIO3 Domain)




RK3566_V (USB2.0 HOST)




RK3566_K (VCCIO4 Domain)




RK3566_O (SARADC/OTP)



RK3566_N (VCCIO7 Domain)




RK3566_H (VCCIO1 Domain)



软件dts的电压配置严格与硬件设计保持一致！
Check the software configuration(dts) of voltage level, which must be keep the same as hardware design

VCCIO_ACODEC = 3.3V as default

RK3566_P (MIPI_CSI_RX)



Usage of MIPI CSI Dx&CLKs

Option1	Sensor1 x4Lane	MIPI_CSI_RX_D0-3 MIPI_CSI_RX_CLK0
Option2	Sensor1 x2Lane + Sensor2 x2Lane	MIPI_CSI_RX_D0-1 MIPI_CSI_RX_CLK0 MIPI_CSI_RX_D2-3 MIPI_CSI_RX_CLK1


Usage of CIF Interface

Mode	16bit	12bit	10bit	8bit
CIF_D0	D0	--	--	--
CIF_D1	D1	--	--	--
CIF_D2	D2	--	--	--
CIF_D3	D3	--	--	--
CIF_D4	D4	D0	--	--
CIF_D5	D5	D1	--	--
CIF_D6	D6	D2	D0	--
CIF_D7	D7	D3	D1	--
CIF_D8	D8	D4	D2	D0
CIF_D9	D9	D5	D3	D1
CIF_D10	D10	D6	D4	D2
CIF_D11	D11	D7	D5	D3
CIF_D12	D12	D8	D6	D4
CIF_D13	D13	D9	D7	D5
CIF_D14	D14	D10	D8	D6
CIF_D15	D15	D11	D9	D7


Support BT601 YCbCr 422 8bit input
 Support BT656 YCbCr 422 8bit input
 Support RAW 8/10/12bit input
 Support BT1120 YCbCr 422 8/10/12/16bit input, single/dual-edge sampling
 Support 2/4 mixed BT656/BT1120 YCbCr 422 8bit input

BT1120 16bit Mode:
 Default: D0-D7 <--> Y0-Y7 , D8-D15 <--> C0-C7
 Swap ON: D0-D7 <--> C0-C7 , D8-D15 <--> Y0-Y7


RK3566_M (VCCIO6 Domain)




RK3566_R (MIPI_DSI_TX0/LVDS_TX0)




RK3566_S (MIPI_DSI_TX1)



RK3566_T (eDP TX)




RK3566_Q (HDMI2.0 TX)



U1000L

VCCIO5 Domain
Operating Voltage=1.8V/3.3V




软件dts的电压配置严格与硬件设计保持一致!
Check the software configuration(dts)
of voltage level, which must be
keep the same as hardware design


RK3566

GMAC	Direction	GEPHY	GMAC	Direction	FEPHY
GMACx_TXD0	----->	PHYx_TXD0	GMACx_TXD0	----->	PHYx_TXD0
GMACx_TXD1	----->	PHYx_TXD1	GMACx_TXD1	----->	PHYx_TXD1
GMACx_TXD2	----->	PHYx_TXD2			
GMACx_TXD3	----->	PHYx_TXD3			
GMACx_TXEN	----->	PHYx_TXEN	GMACx_TXEN	----->	PHYx_TXEN
GMACx_TXCLK	----->	PHYx_TXCLK			
GMACx_RXD0	<-----	PHYx_RXD0	GMACx_RXD0	<-----	PHYx_RXD0
GMACx_RXD1	<-----	PHYx_RXD1	GMACx_RXD1	<-----	PHYx_RXD1
GMACx_RXD2	<-----	PHYx_RXD2			
GMACx_RXD3	<-----	PHYx_RXD3			
GMACx_RXDV	<-----	PHYx_RXDV	GMACx_RXDV	<-----	PHYx_CRS_DV
GMACx_RXCLK	<-----	PHYx_RXCLK			
GMACx_RXER	<-----	PHYx_RXER	GMACx_RXER	<-----	PHYx_RXER
GMACx_MDC	----->	PHYx_MDC	GMACx_MDC	----->	PHYx_MDC
GMACx_MDIO	<-----	PHYx_MDIO	GMACx_MDIO	<-----	PHYx_MDIO
ETHx_REFCLK0 25M	----->	PHYx_XTALIN			
GMACx_MCLKINOUT	<-----	PHYx_CLKOUT125 (Option)	GMACx_MCLKINOUT	----->	PHYx_XTALIN/REFCLK
GPIO	----->	PHYx_RSTn	GPIO	----->	PHYx_RSTn
GPIO	<-----	PHYx_INT/PMEB	GPIO	<-----	PHYx_INT/PMEB


PMIC RK809 DCDC




PMIC RK809 LDO





PMIC RK809 Management




PMIC RK809 CODEC




Power IN






eMMC




Stub as short as possible




microSD




GMAC Ethernet




PCIe Ethernet




USB 3.0




Buttons



Screw Holes



LEDs



MIPI LCD

