


REVISION HISTORY

Revision	Description	Date
Ver 1.0	Initial Version	2023-11-27

			
Page Name: Revision History			
Size: A3	Project Name - Rev: LM3H	Designer: <Designer>	
Date: Monday, November 27, 2023		Checker: <Checker>	
		Sheet: 1 of 1	

SOC and peripheral circuit considerations-1

- RS3 is the termination resistor at the source end of EMMC-CLK, which cannot be deleted.
- RS4 is the termination resistor of SDIO-CLK source end, which cannot be deleted.
- CS1 and CS2 are reserved for EMI suppression and need to be placed close to the Device.
- RS5 is the termination resistor of SDIO-CLK source end, which cannot be deleted.
- The default function of PH0 and PH1 is the UART print port, which is used for system software debugging and cannot be changed.
- The DRAM para version identification reserved circuit cannot be deleted. For the purpose of software normalization management, the same firmware is compatible with multiple DRAM templates and DRAM materials. The way to read the hardware GPIO level in the boot phase, the software automatically calls the corresponding DRAM para. Pay special attention to the one-to-one correspondence between BOM and DRAM para.
- boot sel: BROM will read the state of BOOT_Select, choose the external storage medium to boot, and speed up the boot time.
H616 has 4 boot sel pins multiplexed with the PC port, the configuration relationship is as follows:

bit[10]	bit[11]	bit[12]	bit[13]	Media
1	1	1	1	MMC/SLC NAND
0	1	1	1	eMMC USER
1	0	1	1	eMMC BOOT
1	1	0	1	SPT NOR
1	1	1	0	SPT NAND

The multiplexing relationship between 4 boot sel and PC port is as follows:
 Bit[10]->PC3
 Bit[11]->PC4
 Bit[12]->PC5
 Bit[13]->PC6

- 32k clock fanout, output low frequency clock, can be used by external wifi module, needs to be surrounded by GND.

GPIO power domain list:

GROUP	Power Field	Voltage(V)
PC	VCC-PC	1.8/3.3
PF	VCC-PLL/VCC-I/O	1.8/3.3
PG	VCC-PG	1.8/3.3
PH	VCC-I/O	3.3
PI	VCC-PI	1.8/3.3
PL	VCC-PLL	1.8

- Note: 1. When GPIO is not used, it can be directly floated, and the software is set to Disable.
 2. After changing the default voltage of the multi-voltage I/O power supply, the corresponding configuration changes must be confirmed on the software.



Page Name: **SOC1**


Size: Custom Project Name: Rev Designer: *dingjun*

Date: Monday, November 27, 2023 Checker: *chaojun*

Sheet: 1 of 1

GPIO

D



GPIO use guide:
 1. Note that the voltage of SOC GPIO must matches the external IO voltage.
 2. The pull up voltage of the GPIO is selected to correspond to the power field voltage of GPIO.

Note: SDK version must be above 1.51

C

A

D

C

B

A


5

4

3

2

1




SOC and peripheral circuit considerations-2

1. The HDMI differential signal controls the differential impedance of 100ohm.
2. REXT is a sensitive signal, and the layout path is kept to the shortest.
3. Lineout, TVOUT individually ground; TVOUT trace control impedance 37.5ohm.
4. ePHY differential signal control differential impedance 100ohm.
5. USB differential signal control differential impedance 90ohm.
6. The decoupling capacitance of each module has been optimized by PI and cannot be modified.
7. The bypass capacitor of CODEC cannot be modified. These parameters will affect the internal power-on sequence.
8. The AGND trace should be as wide as possible, at least 12mil or more, and the copper skin should be widened after the BGA is released; the number of R99 GND vias should be guaranteed at least two.
9. 24Mfanout clock, can be used for wifi module, and the wiring needs to be isolated with ground.
10. The crystal matching capacitor is the reference value, the actual capacitance value can be modified according to the test; in addition, the series resistance needs to be reserved to facilitate debugging the oscillation amplitude.
11. The voltage feedback test point should be placed near the projection area of the back of the power pin.
12. The system reset signal AP-reset is far away from the board edge and interference signals.

SIPEED 矽速科技


Page Name: SOC2	
Size: LM3H	Project Name: Rev
Date: Monday, November 27, 2023	Designer: dingjun
	Checker: chao
	Sheet 1 of 1

LPDDR4







H616-BGA-284


VCC-DRAM




SCKP







MT53E1G32D2FW-046 IT-B





VCC-DRAM




SCKP



MT53E1G32D2FW-046 IT-B




DCIN




1V8

3V3




Reserve for EMMC which 1.8V current greater than 300mA.

5V



AXP313A







Power design considerations

1. AXP313A is controlled by the I2C signal of the PL port, and the external needs to be reserved for pull-up to VCC-PLL.
2. VCC-DRAM can support DDR3, DDR4, LPDDR3, LPDDR4 different DRAM power supply, different DRAM types through software. The identification is automatically matched to the appropriate supply voltage.
3. AVCC supplies power for analog modules such as Audio codec, T-sensor, etc. The accuracy must be +/- 1%, and the minimum power supply voltage cannot be lower than 1.78V. Otherwise, it will affect Audio performance and sensor accuracy.

Important:
The stability of the power supply directly affects the stability of the system. Please be sure to refer to the relevant guide in the "Hardware Design Guide" for the schematic diagram and PCB design!

SiPEED 矽速科技	
Page Name: POWER	
Size: Project Name - Rev	Designer: <i>Designer</i>
Custom: LM314	Checker: <i>Designer</i>
Date: Monday, November 27, 2023	Sheet: 5 of 1

eMMC






Flash design considerations

1. CMD needs to be pulled up to VCC-PC.
2. The reserved pins, such as eMMCNC / RFU, are left unconnected. Do not connect these signals with power, ground, or other eMMC signals for easy fanout.
3. If you use Sandisk or Toshiba's nandflash, you need to pull up VPS0 and VPS1, and the other is left floating by default.
4. Some nand have 1.8V power supply, these two pins need to be connected to VCC-PC.
5. The EMMC IO power supply voltage matches the power domain voltage of the SOC GPIO.

Important:

For the PCB design of the Flash module, please refer to the layout guide in the Hardware Design Guide, The guide has detailed impedance, timing and crosstalk requirements; Note that when EMMC and NAND are dual-layout, a daisy-chain topology is used, and EMMC is used as a routing terminal.

Page Name: eMMC
 Size: A3
 Project Name - Rev: LM3H
 Designer: <Designer>
 Checker: <Checker>
 Date: Monday, November 27, 2023
 Sheet: 6 of 1



Page Name		
GoldenFinger		
Size	Project Name - Rev	Designer: <Designer>
B	LM3H	Checker: <Checker>
Date:	Wednesday, November 29, 2023	Sheet 7 of 1